OFDM has received a great deal of attention and been adopted in many new generation wideband data communication systems such as IEEE 802.11a. In these communication systems the different applications mentioned above have different demands in operation speed and length of FFT/IFFT. The modified Mixed Radix 8-2 Butterfly FFT with bit reversal for the output sequence derived by index decomposition technique is our proposed VLSI system architecture to design the prototype FFT/IFFT processor for OFDM systems. In this paper the analysis of FFT algorithms such as mixed radix 4-2 and mixed radix 8-2 were designed using VHDL. The results show that the proposed processor architecture can greatly save the area cost while keeping a high-speed processing speed, which may be attractive for many real-time systems. By using the proposed structure, the proposed algorithm makes an offer the simple bit reversal mechanism which is only supported by a fixed radix FFT algorithm.
Introduction
Fast Fourier transform (FFT) are widely used in different areas of applications such as communications, radars, imaging, etc. One of the major concerns for researchers is the enhancement of processing speed.
Several methods of for computing FFT (and iFFT) are discussed. These are basic algorithms for implementation of FFT and iFFT blocks. While there has been extensive research on the theoretical efficiency of these algorithms (traditionally algorithms have been compared based on their floating point operation counts), there has been little research to-date comparing algorithms on practical terms. The choice of the best algorithm for a given platform is still not easy because efficiency is intricately related to how an algorithm can be implemented on a given architecture.
In this paper, a mixed radix 8-2 butterfly structure with simple bit reversing for output sequences derived by index decomposition technique is presented. The new method to obtain the mixed radix butterfly structure with simple bit reversing for output sequence is established. Therefore the proposed mixed radix 8-2 offers a engineering insight of general mixed radix.
FAST FOURIER TRANSFORM
The Discrete Fourier Transfer (DFT) plays an important role in many applications of digital signal processing including linear filtering, correlation analysis and spectrum analysis etc.
The DFT is defined as: (1) Where is the DFT coefficient.
Evaluating the Equation ( 
Mixed Radix 4-2
A mixed radix algorithm is a combination of different radix-r algorithms. That is, different stages in the FFT computation have different radices. For instance, a 64-point long FFT can be computed in two stages using one stage with radix-8 PEs, followed by a stage of radix-2 PEs. This adds a bit of complexity to the algorithm compared to radix-r, but in return it gives more options in choosing the transform length. The
Mixed-Radix FFT algorithm is based on sub-transform modules with highly optimized small length FFT which are combined to create large FFT. However, this algorithm does not offer the simple bit reversing for ordering the output sequences.
The mixed-radix 4/2 butterfly unit is shown in Figure 1 . It uses both the radix-2^2 and the radix-2 algorithms can perform fast FFT computations and can process FFTs that are not power of four. The mixed-radix 4/2, which calculates four butterfly outputs based on X(0)~X(3). The butterfly unit has three complex multipliers and eight complex adders. Four multiplexers represented by the solid box are used to select either the radix-4 calculation or the radix-2 calculation. Table 1 . We analysis the 64-point FFT based ofdm is chosen to compare the number of CLB slices and Flip Flop for different FFT architectures . In this paper, The FFT algorithms considered here include mixed-radix 4/2 and mixed radix 8-2 which is the subject of this study. In contrast, mixed radix 8-2 FFT algorithm is capable of producing hardware with structural regularity. It is more efficient than radix-2 FFT algorithm and applicable to all 2n-point FFT systems. Moreover, the proposed technique makes an offer systematic viewpoint in the Mixed-Radix algorithm. The proposed Mixed Radix 8-2 butterfly unit has only two complex multipliers and eight complex adders. Reduction in area and power can further leads to less implementation cost.
